



Requested Patent: JP8235232A  
Title: METHOD AND DEVICE FOR VERIFICATING LAYOUT ;  
Abstracted Patent: JP8235232 ;  
Publication Date: 1996-09-13 ;  
Inventor(s): SATO KOICHI ;  
Applicant(s): MATSUSHITA ELECTRIC IND CO LTD ;  
Application Number: JP19950036823 19950224 ;  
Priority Number(s): ;  
IPC Classification: G06F17/50 ;  
Equivalents: JP3079936B2 ;

**ABSTRACT:**

**PURPOSE:** To verify a masking pattern for correcting a pseudo design rule error by outputting a rectangle before being divided by a cut line which generates a spacing error and the position of the rectangle.

**CONSTITUTION:** The masking pattern constituted of the rectangles is constituted of the wirings LH1-LH3 and LV2 of a first wiring layer, the wirings LV1 and LV3 of a second wiring layer and the contacts VIA1 and VIA2 of the first wiring layer and the second wiring layer. The cut lines or slits for dividing the rectangle along the horizontal or vertical direction of the rectangle extended for minimum spacing or all the rectangles for which a spacing rule is defined are set in a masking layout constituted of the rectangles. Then, whether or not a distance between the adjacent rectangles present between the adjacent cut lines keeps a design rule is checked. Then, the rectangle before being divided by the cut line which generates the spacing error and the position of the rectangle are outputted.